Logisim Based RISC CPU Implementation
Jun. 2025
- Designed a 32-bit single-cycle RISC CPU using Logisim Evolution.
- Implemented modular components including ALU, Instruction Decoder, Program Counter, and Register File.
- Supported R-type (Arithmetic/Logical) and I-type (Immediate/Load/Control) instructions.